THE STRUCTURE OF THE COMPUTER SYSTEM IN THE RESIDUAL CLASSES
Article Sidebar
Main Article Content
Abstract
The subject of the article is the formulation and solution of the inverse problem of optimal redundancy in the system of residual classes (RNS) based on the use of the dynamic programming method. The solution of this problem makes it possible to improve the reliability of the operation of computer systems and components (CSC) in the RNS. The purpose of the article is to increase the reliability of the functioning of CSC, which are built on the basis of the use of RNS, without reducing the speed of calculations, as well as to calculate and compare the reliability, in terms of the probability of failure-free operation, of CSC in RNS and a tripled computing system that operates in a positional binary number system (PNS). Tasks: to analyze the influence of the number system used on the reliability of the CSC, taking into account the primary and secondary redundancy; to synthesize a computing system in RNS for a l-byte bit grid based on the use of the passive fault tolerance method (constant structural redundancy); formulate and solve the inverse problem of optimal redundancy in RNS based on the use of the dynamic programming method; to check the correctness of the results obtained, calculate the conditional amount of computer system equipment in the residual classes; evaluate the efficiency of using RNS to improve reliability when building a redundant CSC in relation to a redundant CSC in the PNS. Research methods: methods of analysis and synthesis of computer systems, number theory, coding theory in RNS, reliability theory. The following results are obtained. The paper shows that the use of PNS as a number system does not allow a radical increase in the performance and reliability of CSC. In this regard, the article developed the concept of using RNS as a number system for constructing a CSC. Based on this, the inverse problem of optimal redundancy in RNS is formulated and solved. Conclusions. As shown by the results of calculations and comparative analysis, the use of RNS provides a higher reliability of the CSC than the majority three-channel computing system in the PNS. The obtained research results can be used for the synthesis of fault-tolerant computer structures in RNS.
Article Details
References
Kamaraj, A. and Marichamy, P. (2019), “Design of integrated reversible fault-tolerant arithmetic and logic unit”, Microprocess Microsyst 69, pp. 16-23, doi: https://doi.org/10.1016/j.micpro.2019.05.009.
Jain, S. and Gajjar, S. (2023), “Design and Implementation of Fault Tolerance and Diagnosis Technique for Arithmetic Logic Unit (ALU) in Soft-Core Processor”, Darji, A.D., Joshi, D., Joshi, A., Sheriff, R. (eds) Advances in VLSI and Embedded Systems. Lecture Notes in Electrical Engineering, vol. 962, Springer, doi: https://doi.org/10.1007/978-981-19-6780-1_10.
Krasnobaev, V., Kuznetsov, A., Kiian, A. and Kuznetsova, K. (2021), “Fault Tolerance Computer System Structures Functioning in Residue Classes”, 11th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications (IDAACS), pp. 471-474, doi: 10.1109/IDAACS53288.2021.9660919.
Ankit, K.V., Narasimham, S.M. and Prakash, V. (2015), “Design approach for fault recoverable ALU with improved fault tolerance”, Int J VLSI Des Commun Syst 6(4), doi: https://doi.org/10.5121/vlsic.2015.6402.
Vallero, A. (2016), “Cross-layer system reliability assessment framework for hardware faults”, 2016 IEEE International Test Conference (ITC), Fort Worth, TX, USA, pp. 1-10, doi: 10.1109/TEST.2016.7805863.
Krasnobaev, V., Kuznetsov, A., Popenko, V. and Kuznetsova, T. (2021), “Mathematical Model of the Reliability of a Computer System which is Functioning in the Residual Class System, Taking into Account the Reliability of Switching Devices”, IEEE 4th International Conference on Advanced Information and Communication Technologies (AICT), pp. 225-229, doi: 10.1109/AICT52120.2021.9628929.
Egwutuoha, I P, Levy, D, Selic, B. and Chen, S. (2013), “A survey of fault tolerance mechanisms and checkpoint/restart implementations for high performance computing systems”, The Journal of Supercomputing, 65(3), pp. 1302–1326, available at: https://link.springer.com/article/10.1007/s11227-013-0884-0.
Krasnobayev, V. A., Koshman, S. A. and Mavrina, M. A. (2014), “A method for increasing the reliability of verification of data represented in a residue number system”, Cybernetics and Systems Analysis, vol. 50, Issue 6, pp. 969-976, available at: https://link.springer.com/article/10.1007/s10559-014-9688-3.
Bravo-Montes, J.A., Martín-Toledano, A. and Sánchez-Macián, A. (2022), “Design and implementation of efficient QCA full-adders using fault-tolerant majority gates”, The Journal of Supercomputing 78, pp. 8056–8080, doi: https://doi.org/10.1007/s11227-021-04247-9
Moroz, S. A. and Krasnobayev, V. A. (2011), “A data verification method in a non-positional residue number system”, Control, Navigation, and Communication Systems No. 2(18), pp. 134–138.
Ahmadpour, S.-S., Mosleh, M. and Heikalabad, S.R. (2020), “An efficient fault-tolerant arithmetic logic unit using a novel fault-tolerant 5-input majority gate in quantum-dot cellular automata”, Computers & Electrical Engineering, Vol. 82, 106548, doi: https://doi.org/10.1016/j.compeleceng.2020.106548.
Krasnobayev, V. A., Kuznetsov, A. A., Koshman, S. A. and Kuznetsova, K. O. (2020), “A method for implementing the operation of modulo addition of the residues of two numbers in the residue number system”, Cybernetics and Systems Analysis, Vol. 56, No. 6, pp. 1029-1038, doi: https://doi.org/10.1007/s10559-020-00323-9.
Valvano, J. (2017), “Embedded Systems: Real-Time Operating Systems for Arm Cortex M Microcontrollers”, CreateSpace Independent Publishing Platform, 486 p., available at: https://faculty.uobasrah.edu.iq/uploads/1631127575.pdf.
Shahid, M.A. (2021), “Towards resilient method: an exhaustive survey of fault tolerance methods in the cloud computing environment”, Computer Science Review, Vol. 40, 100398, doi: https://doi.org/10.1016/j.cosrev.2021.100398.
Zhang, Y., Mandal, A., Koelbel, C. and Cooper, K. (2009), “Combined fault tolerance and scheduling techniques for workflow applications on computational grids”, Proceedings of the 9th IEEE/ACM International Symposium on Cluster Computing and the Grid. CCGRID’09, pp 244–251, doi: https://doi.org/10.1109/CCGRID.2009.59.
Pascucci, F. (2023), “Fault Tolerance in Cyber-Physical Systems”, Jajodia, S., Samarati, P., Yung, M. (eds) Encyclopedia of Cryptography, Security and Privacy. Springer, Berlin, Heidelberg, doi: https://doi.org/10.1007/978-3-642-27739-9_1724-2.
José Rodrigo, Azambuja, Fernanda, Kastensmidt and Jürgen, Becker, (2014), Hybrid Fault Tolerance Techniques to Detect Transient Faults in Embedded Processors. Springer Cham, doi: https://doi.org/10.1007/978-3-319-06340-9.
Ozturk, Z., Topcuoglu, H.R. & Kandemir, M.T. (2022), “Studying error propagation on application data structure and hardware”, The Journal of Supercomputing, 78, pp. 18691–18724, doi: https://doi.org/10.1007/s11227-022-04625-x.
Jia, J., Liu, Y. and Zhang, G. (2023), “Software approaches for resilience of high performance computing systems: a survey”, Frontiers of Computer Science. Sci. 17, 174105, doi: https://doi.org/10.1007/s11704-022-2096-3.
Amiri, Z., Heidari, A. and Navimipour, N.J. (2022), “Resilient and dependability management in distributed environments: a systematic and comprehensive literature review”, Cluster Computing, doi: https://doi.org/10.1007/s10586-022-03738-5.
Thakral, S. and Bansal, D. (2020), “Novel high functionality fault tolerant ALU”, TELKOMNIKA (Telecommunication, Computing, Electronics and Control) Formal Verification of a Fully IEEE Compliant Floating-Point Unit, Christian Jacobi, Vol. 18, pp. 234-239, doi: https://doi.org/10.12928/TELKOMNIKA.v18i1.12645.